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Hybrid Power Management
Ultracapacitors offer numerous advantages over rechargeable batteries.
John H. Glenn Research Center, Cleveland, Ohio
An engineering discipline denoted as hy-
brid power management (HPM) has
emerged from continuing efforts to in-
crease energy efficiency and reliability of hy-
brid power systems. HPM is oriented toward
integration of diverse electric energy-gener-
ating, energy-storing, and energy-consum-
ing devices in optimal configurations for
both terrestrial and outer-space applica-
tions. The basic concepts of HPM are poten-
tially applicable at power levels ranging
from nanowatts to megawatts. Potential ap-
plications include terrestrial power-genera-
tion, terrestrial transportation, biotechnol-
ogy, and outer-space power systems.
Instances of this discipline at prior
stages of development were reported
(though not explicitly labeled as HPM)
in three prior NASA Tech Briefs articles:
“Ultracapacitors Store Energy in a Hybrid
Electric Vehicle” (LEW-16876), Vol. 24,
No. 4 (April 2000), page 63; “Photo-
voltaic Power Station With Ultracapaci-
tors for Storage” (LEW-17177), Vol. 27,
No. 8 (August 2003), page 38; and
“Flasher Powered by Photovoltaic Cells
and Ultracapacitors” (LEW-17246), Vol.
24, No. 10 (October 2003), page  37. As
the titles of the cited articles indicate, the
use of ultracapacitors as energy-storage
devices lies at the heart of HPM. An ultra-
capacitor is an electrochemical energy-
storage device, but unlike in a conven-
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Outputs of processors would be compared to detect and correct bit errors.
NASA’s Jet Propulsion Laboratory, Pasadena, California
A fault-tolerant computer architec-
ture has been conceived in an effort to
reduce vulnerability to single-event up-
sets (spurious bit flips caused by im-
pingement of energetic ionizing parti-
cles or photons). As in some prior
fault-tolerant architectures, the redun-
dancy needed for fault tolerance is ob-
tained by use of multiple processors in
one computer. Unlike prior architec-
tures, the multiple processors are em-
bedded in a single field-programmable
gate array (FPGA). What makes this new
approach practical is the recent com-
mercial availability of FPGAs that are ca-
pable of having multiple embedded
processors.
A working prototype (see figure) con-
sists of two embedded IBM Pow-
erPC®405 processor cores and a com-
parator built on a Xilinx Virtex-II Pro
FPGA. This relatively simple instantia-
tion of the architecture implements an
error-detection scheme. A planned fu-
ture version, incorporating four proces-
sors and two comparators, would correct
some errors in addition to detecting
them.
This work was done by Gary Bolotin,
Robert Watson, Sunant Katanyoutanant,
Gary Burke, and Mandy Wang of Caltech for
NASA’s Jet Propulsion Laboratory. Fur-
ther information is contained in a TSP (see
page 1).
NPO-40575
Faults Are Detected in this prototype system by comparison of the outputs of the two processors, which are embedded in a single FPGA. The legend “FI”
denotes locations where faults are inserted for testing purpose.
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